


Fig. 1






Fig. 3




Fig. 4




Fig. 5

V	Index	Way	Bank	Error Bit	ECC/Data
---	-------	-----	------	-----------	----------

48a 

Fig. 6

V	Address	Error Bit	ECC/Data
---	---------	-----------	----------

48b 

Fig. 7




Fig. 8




Fig. 9